summaryrefslogtreecommitdiff
path: root/arch/arc/kernel/devtree.c
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2016-11-11 16:51:50 -0800
committerLinus Torvalds <torvalds@linux-foundation.org>2016-11-11 16:51:50 -0800
commite6251f009bc27ea2c774aefde5dca6b5d2142df4 (patch)
tree9cf6b1d5454922fb760ffde252447f213af378d8 /arch/arc/kernel/devtree.c
parente3d183c035f6125d7d9ead23a727d9573bef7fd1 (diff)
parent0a0a047def15b7c8bcd27671d2be2de3d37fb30d (diff)
downloadlinux-e6251f009bc27ea2c774aefde5dca6b5d2142df4.tar.gz
linux-e6251f009bc27ea2c774aefde5dca6b5d2142df4.tar.bz2
linux-e6251f009bc27ea2c774aefde5dca6b5d2142df4.zip
Merge tag 'arc-4.9-rc5' of git://git.kernel.org/pub/scm/linux/kernel/git/vgupta/arc
Pull ARC fixes from Vineet Gupta: - mmap handler for dma ops as generic handler no longer works for us [Alexey] - Fixes for EZChip platform [Noam] - Fix RTC clocksource driver build issue - ARC IRQ handling fixes [Yuriy] - Revert a recent makefile change which doesn't go well with oldish tools out in the wild * tag 'arc-4.9-rc5' of git://git.kernel.org/pub/scm/linux/kernel/git/vgupta/arc: ARCv2: MCIP: Use IDU_M_DISTRI_DEST mode if there is only 1 destination core ARC: IRQ: Do not use hwirq as virq and vice versa ARC: [plat-eznps] set default baud for early console ARC: [plat-eznps] remove IPI clear from SMP operations Revert "ARC: build: retire old toggles" ARC: timer: rtc: implement read loop in "C" vs. inline asm ARC: change return value of userspace cmpxchg assist syscall arc: Implement arch-specific dma_map_ops.mmap ARC: [SMP] avoid overriding present cpumask ARC: Enable PERF_EVENTS in nSIM driven platforms
Diffstat (limited to 'arch/arc/kernel/devtree.c')
-rw-r--r--arch/arc/kernel/devtree.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arc/kernel/devtree.c b/arch/arc/kernel/devtree.c
index f1e07c2344f8..3b67f538f142 100644
--- a/arch/arc/kernel/devtree.c
+++ b/arch/arc/kernel/devtree.c
@@ -31,6 +31,8 @@ static void __init arc_set_early_base_baud(unsigned long dt_root)
arc_base_baud = 166666666; /* Fixed 166.6MHz clk (TB10x) */
else if (of_flat_dt_is_compatible(dt_root, "snps,arc-sdp"))
arc_base_baud = 33333333; /* Fixed 33MHz clk (AXS10x) */
+ else if (of_flat_dt_is_compatible(dt_root, "ezchip,arc-nps"))
+ arc_base_baud = 800000000; /* Fixed 800MHz clk (NPS) */
else
arc_base_baud = 50000000; /* Fixed default 50MHz */
}