diff options
| author | Paul Burton <paul.burton@mips.com> | 2019-10-01 21:53:38 +0000 |
|---|---|---|
| committer | Paul Burton <paul.burton@mips.com> | 2019-10-07 09:43:01 -0700 |
| commit | a91f2a1dba44c29cd0d75edd8787f4469092ae8f (patch) | |
| tree | 4cda928500a1d8ca12e75a80370ec33d03112291 /arch/mips/kernel/syscall.c | |
| parent | 6a57d2d1e7c3ac7f47d8c51bddd9082fe2fb485b (diff) | |
| download | linux-a91f2a1dba44c29cd0d75edd8787f4469092ae8f.tar.gz linux-a91f2a1dba44c29cd0d75edd8787f4469092ae8f.tar.bz2 linux-a91f2a1dba44c29cd0d75edd8787f4469092ae8f.zip | |
MIPS: cmpxchg: Omit redundant barriers for Loongson3
When building a kernel configured to support Loongson3 LL/SC workarounds
(ie. CONFIG_CPU_LOONGSON3_WORKAROUNDS=y) the inline assembly in
__xchg_asm() & __cmpxchg_asm() already emits completion barriers, and as
such we don't need to emit extra barriers from the xchg() or cmpxchg()
macros. Add compile-time constant checks causing us to omit the
redundant memory barriers.
Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: linux-mips@vger.kernel.org
Cc: Huacai Chen <chenhc@lemote.com>
Cc: Jiaxun Yang <jiaxun.yang@flygoat.com>
Cc: linux-kernel@vger.kernel.org
Diffstat (limited to 'arch/mips/kernel/syscall.c')
0 files changed, 0 insertions, 0 deletions