summaryrefslogtreecommitdiff
path: root/arch/riscv/include
diff options
context:
space:
mode:
authorClément Léger <cleger@rivosinc.com>2024-02-21 09:31:06 +0100
committerPalmer Dabbelt <palmer@rivosinc.com>2024-04-28 14:50:38 -0700
commit63f93a3ca891fd90353cf81f5d2fc4cbc3508f1a (patch)
tree0ac58a9ea623c45db680fde97a110db564fe308f /arch/riscv/include
parent441381506ba7ca1cb8b44e651b130ab791d2e298 (diff)
downloadlinux-63f93a3ca891fd90353cf81f5d2fc4cbc3508f1a.tar.gz
linux-63f93a3ca891fd90353cf81f5d2fc4cbc3508f1a.tar.bz2
linux-63f93a3ca891fd90353cf81f5d2fc4cbc3508f1a.zip
riscv: hwprobe: export Zihintpause ISA extension
Export the Zihintpause ISA extension through hwprobe which allows using "pause" instructions. Some userspace applications (OpenJDK for instance) uses this to handle some locking back-off. Signed-off-by: Clément Léger <cleger@rivosinc.com> Reviewed-by: Atish Patra <atishp@rivosinc.com> Link: https://lore.kernel.org/r/20240221083108.1235311-1-cleger@rivosinc.com Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'arch/riscv/include')
-rw-r--r--arch/riscv/include/uapi/asm/hwprobe.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/riscv/include/uapi/asm/hwprobe.h b/arch/riscv/include/uapi/asm/hwprobe.h
index 9f2a8e3ff204..31c570cbd1c5 100644
--- a/arch/riscv/include/uapi/asm/hwprobe.h
+++ b/arch/riscv/include/uapi/asm/hwprobe.h
@@ -59,6 +59,7 @@ struct riscv_hwprobe {
#define RISCV_HWPROBE_EXT_ZTSO (1ULL << 33)
#define RISCV_HWPROBE_EXT_ZACAS (1ULL << 34)
#define RISCV_HWPROBE_EXT_ZICOND (1ULL << 35)
+#define RISCV_HWPROBE_EXT_ZIHINTPAUSE (1ULL << 36)
#define RISCV_HWPROBE_KEY_CPUPERF_0 5
#define RISCV_HWPROBE_MISALIGNED_UNKNOWN (0 << 0)
#define RISCV_HWPROBE_MISALIGNED_EMULATED (1 << 0)