summaryrefslogtreecommitdiff
path: root/arch/arm/mm/proc-v7-2level.S
AgeCommit message (Expand)AuthorFilesLines
2022-11-08ARM: 9263/1: use .arch directives instead of assembler command line flagsNick Desaulniers1-0/+2
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner1-4/+1
2018-05-31ARM: spectre-v2: harden branch predictor on context switchesRussell King1-6/+0
2015-06-12Merge branches 'arnd-fixes', 'clk', 'misc', 'v7' and 'fixes' into for-nextRussell King1-5/+7
2015-06-01ARM: redo TTBR setup code for LPAERussell King1-3/+3
2015-05-08ARM: 8353/1: mm: Fix Cortex-A8 erratum 430973 segfaults for bootloaders and m...Tony Lindgren1-2/+4
2015-04-14ARM: proc-v7: avoid errata 430973 workaround for non-Cortex A8 CPUsRussell King1-4/+8
2014-07-18ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King1-2/+2
2014-02-10ARM: 7954/1: mm: remove remaining domain support from ARMv6Will Deacon1-7/+0
2013-07-22ARM: 7784/1: mm: ensure SMP alternates assemble to exactly 4 bytes with Thumb-2Will Deacon1-1/+1
2013-07-14arm: delete __cpuinit/__CPUINIT usage from all ARM usersPaul Gortmaker1-4/+0
2013-04-03ARM: 7691/1: mm: kill unused TLB_CAN_READ_FROM_L1_CACHE and use ALT_SMP insteadWill Deacon1-1/+2
2013-02-16ARM: 7650/1: mm: replace direct access to mm->context.id with new macroBen Dooks1-1/+1
2012-11-09ARM: mm: introduce present, faulting entries for PAGE_NONEWill Deacon1-0/+4
2012-11-09ARM: mm: introduce L_PTE_VALID for page table entriesWill Deacon1-1/+1
2012-11-09ARM: mm: don't use the access flag permissions mechanism for classic MMUWill Deacon1-2/+2
2012-07-09ARM: 7445/1: mm: update CONTEXTIDR register to contain PID of current processWill Deacon1-0/+5
2012-04-17ARM: Remove __ARCH_WANT_INTERRUPTS_ON_CTXSW on ASID-capable CPUsCatalin Marinas1-3/+0
2012-04-17ARM: Use TTBR1 instead of reserved context IDWill Deacon1-6/+4
2011-12-08ARM: LPAE: Factor out classic-MMU specific code into proc-v7-2level.SCatalin Marinas1-0/+171
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-23 22:51:10 +0000