summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/renesas/r9a08g045.dtsi
AgeCommit message (Expand)AuthorFilesLines
2024-08-23arm64: dts: renesas: r9a08g045: Add I2C nodesClaudiu Beznea1-0/+88
2024-08-23arm64: dts: renesas: r9a08g045: Correct GICD and GICR sizesLad Prabhakar1-2/+2
2024-08-02arm64: dts: renesas: r9a08g045: Add DMAC nodeClaudiu Beznea1-0/+38
2024-07-01arm64: dts: renesas: r9a08g045: Add missing hypervisor virtual timer IRQGeert Uytterhoeven1-1/+4
2024-06-03arm64: dts: renesas: r9a08g045: Update fallback string for SDHI nodesLad Prabhakar1-3/+3
2024-02-22arm64: dts: renesas: r9a08g045: Add PSCI supportClaudiu Beznea1-0/+5
2024-02-22arm64: dts: renesas: r9a08g045: Add missing interrupts to IRQC nodeLad Prabhakar1-2/+6
2024-01-31arm64: dts: renesas: r9a08g045: Add watchdog nodeClaudiu Beznea1-0/+14
2023-12-13arm64: dts: renesas: r9a08g045: Add Ethernet nodesClaudiu Beznea1-0/+38
2023-12-13arm64: dts: renesas: r9a08g045: Add IA55 interrupt controller nodeClaudiu Beznea1-0/+68
2023-10-12arm64: dts: renesas: r9a08g045: Add missing cache-level for L3 cacheClaudiu Beznea1-0/+1
2023-10-12arm64: dts: renesas: r9a08g045: Add nodes for SDHI1 and SDHI2Claudiu Beznea1-0/+30
2023-10-05arm64: dts: renesas: Add initial DTSI for RZ/G3S SoCClaudiu Beznea1-0/+139
generated by cgit v1.2.3 (git 2.25.1) at 2026-05-13 08:26:38 +0000