index
:
linux.git
cached
cdir_v2
cfid-fixes
cifs
cpu_affinity
data_corruption_v6.x
fix-paths-case
hc-hw24-test
hw24
hw24-hc
hw24-hc-wip
master
multichannel-fixes
multichannel-fixes-v2
multichannel-fixes-v3
plk
sambaXP-2025
smb-compression-async
smb-compression-lsfmm
smb-compression-splice
smb-compression-upstream
xattr
Clone of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
include
/
asm
/
exception.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-11-30
arm64: entry: fix NMI {user, kernel}->kernel transitions
Mark Rutland
1
-0
/
+2
2020-11-30
arm64: entry: fix non-NMI user<->kernel transitions
Mark Rutland
1
-0
/
+1
2020-11-30
arm64: entry: move el1 irq/nmi logic to C
Mark Rutland
1
-0
/
+2
2020-09-14
arm64: ptrauth: Introduce Armv8.3 pointer authentication enhancements
Amit Daniel Kachhap
1
-0
/
+1
2020-03-16
arm64: Basic Branch Target Identification support
Dave Martin
1
-0
/
+1
2020-02-10
arm64: Drop do_el0_ia_bp_hardening() & do_sp_pc_abort() declarations
Anshuman Khandual
1
-4
/
+0
2020-01-17
arm64: entry: cleanup el0 svc handler naming
Mark Rutland
1
-2
/
+2
2019-10-28
arm64: Remove asmlinkage from updated functions
James Morse
1
-20
/
+16
2019-10-28
arm64: Add prototypes for functions called by entry.S
James Morse
1
-0
/
+22
2019-10-28
arm64: remove __exception annotations
James Morse
1
-2
/
+2
2019-08-21
arm64: entry: Move ct_user_exit before any other exception
James Morse
1
-0
/
+2
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234
Thomas Gleixner
1
-12
/
+1
2018-01-16
arm64: kernel: Prepare for a DISR user
James Morse
1
-0
/
+14
2016-03-25
arch, ftrace: for KASAN put hard/soft IRQ entries into separate sections
Alexander Potapenko
1
-1
/
+1
2015-08-12
arm64: Add __exception_irq_entry definition for function graph
Jungseok Lee
1
-0
/
+6
2013-03-26
arm64: Use irqchip_init() for interrupt controller initialisation
Catalin Marinas
1
-0
/
+1
2012-09-17
arm64: Miscellaneous header files
Catalin Marinas
1
-0
/
+23