summaryrefslogtreecommitdiff
path: root/arch/arm64/include
AgeCommit message (Expand)AuthorFilesLines
2023-12-20arm64: mm: Always make sw-dirty PTEs hw-dirty in pte_modifyJames Houghton1-0/+6
2023-12-08KVM: arm64: limit PMU version to PMUv3 for ARMv8.1Andrew Murray1-0/+6
2023-12-08arm64: cpufeature: Extract capped perfmon fieldsAndrew Murray1-0/+23
2023-06-28arm64: Add missing Set/Way CMO encodingsMarc Zyngier1-0/+6
2023-05-17arm64: kgdb: Set PSTATE.SS to 1 to re-enable single-stepSumit Garg1-0/+1
2023-01-18arm64: cmpxchg_double*: hazard against entire exchange variableMark Rutland2-2/+2
2022-11-03arm64: errata: Remove AES hwcap for COMPAT tasksJames Morse1-1/+2
2022-09-05arm64: map FDT as RW for early_init_dt_scan()Hsin-Yi Wang1-1/+1
2022-08-25arm64: Do not forget syscall when starting a new thread.Francis Laniel1-1/+2
2022-04-15KVM: arm64: Check arm64_get_bp_hardening_data() didn't return NULLJames Morse1-1/+2
2022-03-23arm64: Use the clearbhb instruction in mitigationsJames Morse4-0/+30
2022-03-23arm64: add ID_AA64ISAR2_EL1 sys registerJoey Gouly2-0/+2
2022-03-23KVM: arm64: Allow SMCCC_ARCH_WORKAROUND_3 to be discovered and migratedJames Morse1-0/+5
2022-03-23arm64: Mitigate spectre style branch history side channelsJames Morse5-1/+36
2022-03-23KVM: arm64: Add templates for BHB mitigation sequencesJames Morse3-3/+12
2022-03-23arm64: proton-pack: Report Spectre-BHB vulnerabilities as part of Spectre-v2James Morse1-0/+8
2022-03-23arm64: Add percpu vectors for EL1James Morse2-1/+28
2022-03-23arm64: entry: Add vectors that have the bhb mitigation sequencesJames Morse2-0/+59
2022-03-23arm64: entry: Allow the trampoline text to occupy multiple pagesJames Morse2-2/+9
2022-03-23arm64: entry: Move the trampoline data page before the text pageJames Morse1-1/+1
2022-03-23arm64: Add Cortex-X2 CPU part definitionAnshuman Khandual1-0/+2
2022-03-23arm64: Add Neoverse-N2, Cortex-A710 CPU part definitionSuzuki K Poulose1-0/+4
2022-03-23arm64: Add part number for Arm Cortex-A77Rob Herring1-0/+2
2021-11-26arm64: pgtable: make __pte_to_phys/__phys_to_pte_val inline functionsArnd Bergmann1-3/+9
2021-09-22arm64: head: avoid over-mapping in map_memoryMark Rutland1-2/+2
2021-05-22KVM: arm64: Initialize VCPU mdcr_el2 before loading itAlexandru Elisei1-0/+1
2021-04-28arm64: alternatives: Move length validation in alternative_{insn, endif}Nathan Chancellor1-4/+4
2021-04-28arm64: fix inline asm in load_unaligned_zeropad()Peter Collingbourne1-5/+5
2021-04-16KVM: arm64: Disable guest access to trace filter controlsSuzuki K Poulose1-0/+1
2021-03-20KVM: arm64: nvhe: Save the SPE context earlySuzuki K Poulose1-0/+3
2021-03-07arm64: Use correct ll/sc atomic constraintsAndrew Murray1-42/+47
2021-03-07arm64: cmpxchg: Use "K" instead of "L" for ll/sc immediate constraintWill Deacon1-1/+1
2021-03-07arm64: Avoid redundant type conversions in xchg() and cmpxchg()Will Deacon3-107/+108
2020-12-30KVM: arm64: Introduce handling of AArch32 TTBCR2 trapsMarc Zyngier1-0/+1
2020-12-30arm64: lse: Fix LSE atomics with LLVMVincenzo Frascino1-1/+1
2020-12-30arm64: lse: fix LSE atomics with LLVM's integrated assemblerSami Tolvanen2-22/+60
2020-12-02arm64: pgtable: Ensure dirty bit is preserved across pte_wrprotect()Will Deacon1-13/+14
2020-12-02arm64: pgtable: Fix pte_accessible()Will Deacon1-3/+4
2020-11-05KVM: arm64: Fix AArch32 handling of DBGD{CCINT,SCRext} and DBGVCRMarc Zyngier1-0/+1
2020-11-05arm64/mm: return cpu_all_mask when node is NUMA_NO_NODEZhengyuan Liu1-0/+3
2020-10-01KVM: arm64: Assume write fault on S1PTW permission fault on instruction fetchMarc Zyngier1-2/+7
2020-09-09KVM: arm64: Set HCR_EL2.PTW to prevent AT taking synchronous exceptionJames Morse1-1/+2
2020-09-09KVM: arm64: Survive synchronous exceptions caused by AT instructionsJames Morse1-0/+28
2020-09-09KVM: arm64: Add kvm_extable for vaxorcism codeJames Morse1-0/+15
2020-08-26KVM: Pass MMU notifier range flags to kvm_unmap_hva_range()Will Deacon1-1/+1
2020-08-05arm64: csum: Fix handling of bad packetsRobin Murphy1-2/+3
2020-08-05arm64/alternatives: move length validation inside the subsectionSami Tolvanen1-2/+2
2020-07-22arm64: compat: Ensure upper 32 bits of x0 are zero on syscall returnWill Deacon1-1/+11
2020-07-22arm64: ptrace: Consistently use pseudo-singlestep exceptionsWill Deacon1-0/+1
2020-07-22arm64: ptrace: Override SPSR.SS when single-stepping is enabledWill Deacon1-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-26 05:59:50 +0000