summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2025-07-17x86/sev: Use TSC_FACTOR for Secure TSC frequency calculationNikunj A Dadhania2-4/+35
2025-07-17riscv: vdso: Exclude .rodata from the PT_DYNAMIC segmentFangrui Song1-1/+1
2025-07-17um: vector: Reduce stack usage in vector_eth_configure()Tiwei Bie1-29/+13
2025-07-17x86/CPU/AMD: Disable INVLPGB on Zen2Mikhail Paulyshka1-0/+3
2025-07-17x86/mm: Disable hugetlb page table sharing on 32-bitJann Horn1-1/+1
2025-07-17x86/rdrand: Disable RDSEED on AMD Cyan SkillfishMikhail Paulyshka2-0/+8
2025-07-17arm64: Filter out SME hwcaps when FEAT_SME isn't implementedMark Brown1-25/+32
2025-07-17KVM: SVM: Reject SEV{-ES} intra host migration if vCPU creation is in-flightSean Christopherson1-0/+4
2025-07-17KVM: x86/hyper-v: Skip non-canonical addresses during PV TLB flushManuel Andreas1-0/+3
2025-07-17KVM: x86/xen: Allow 'out of range' event channel ports in IRQ routing table.David Woodhouse1-2/+13
2025-07-17x86/mce: Make sure CMCI banks are cleared during shutdown on IntelJP Kobryn1-0/+1
2025-07-17x86/mce: Ensure user polling settings are honored when restarting timerYazen Ghannam1-6/+10
2025-07-17x86/mce: Don't remove sysfs if thresholding sysfs init failsYazen Ghannam1-7/+1
2025-07-17x86/mce/amd: Fix threshold limit resetYazen Ghannam1-8/+7
2025-07-17x86/mce/amd: Add default names for MCA banks and blocksYazen Ghannam1-3/+10
2025-07-17crypto: s390/sha - Fix uninitialized variable in SHA-1 and SHA-2Eric Biggers3-0/+8
2025-07-17arm64/mm: Drop wrong writes into TCR2_EL1Anshuman Khandual1-1/+0
2025-07-17arm64: poe: Handle spurious Overlay faultsKevin Brodsky2-9/+26
2025-07-10x86/process: Move the buffer clearing before MONITORBorislav Petkov (AMD)2-14/+27
2025-07-10x86/microcode/AMD: Add TSA microcode SHAsBorislav Petkov (AMD)1-0/+112
2025-07-10KVM: SVM: Advertise TSA CPUID bits to guestsBorislav Petkov (AMD)3-1/+17
2025-07-10KVM: x86: Sort CPUID_8000_0021_EAX leaf bits properlyBorislav Petkov1-1/+4
2025-07-10x86/bugs: Add a Transient Scheduler Attacks mitigationBorislav Petkov (AMD)9-6/+211
2025-07-10x86/bugs: Rename MDS machinery to something more genericBorislav Petkov (AMD)6-29/+31
2025-07-10riscv: cpu_ops_sbi: Use static array for boot_dataVivian Wang1-3/+3
2025-07-10powerpc: Fix struct termio related ioctl macrosMadhavan Srinivasan1-4/+4
2025-07-10arm64: dts: apple: Move touchbar mipi {address,size}-cells from dtsi to dtsSven Peter4-4/+4
2025-07-10arm64: dts: apple: Drop {address,size}-cells from SPI NORSven Peter1-2/+0
2025-07-10arm64: dts: apple: t8103: Fix PCIe BCM4377 nodenameJanne Grunau1-1/+1
2025-07-10s390/pci: Do not try re-enabling load/store if device is disabledNiklas Schnelle1-0/+4
2025-07-10s390/pci: Fix stale function handles in error handlingNiklas Schnelle1-0/+11
2025-07-06riscv: uaccess: Only restore the CSR_STATUS SUM bitCyril Bur3-8/+9
2025-07-06s390/ptrace: Fix pointer dereferencing in regs_get_kernel_stack_nth()Heiko Carstens1-1/+1
2025-07-06x86/pkeys: Simplify PKRU update in signal frameChang S. Bae1-6/+3
2025-07-06x86/fpu: Refactor xfeature bitmask update code for sigframe XSAVEChang S. Bae2-10/+14
2025-07-06arm64: dts: qcom: x1e78100-t14s: fix missing HID suppliesSasha Levin1-0/+43
2025-07-06crypto: powerpc/poly1305 - add depends on BROKEN for nowEric Biggers1-0/+1
2025-07-06arm64: dts: qcom: x1-crd: Fix vreg_l2j_1p2 voltageStephan Gerhold1-2/+2
2025-07-06arm64: dts: qcom: x1e78100-t14s: mark l12b and l15b always-onSasha Levin1-0/+2
2025-07-06arm64: dts: qcom: x1e80100-crd: mark l12b and l15b always-onJohan Hovold1-0/+2
2025-07-06arm64: dts: qcom: Commonize X1 CRD DTSIKonrad Dybcio3-1268/+1279
2025-07-06x86/traps: Initialize DR6 by writing its architectural reset valueXin Li (Intel)3-28/+51
2025-07-06riscv: fix runtime constant support for nommu kernelsCharles Mirabile1-1/+1
2025-07-06um: ubd: Add missing error check in start_io_thread()Tiwei Bie1-1/+1
2025-07-06Revert "riscv: misaligned: fix sleeping function called during misaligned acc...Nam Cao1-2/+2
2025-07-06Revert "riscv: Define TASK_SIZE_MAX for __access_ok()"Nam Cao1-1/+0
2025-07-06riscv: export boot_cpu_hartidKlara Modin1-0/+1
2025-07-06riscv: vector: Fix context save/restore with xtheadvectorHan Gao1-6/+6
2025-07-06LoongArch: KVM: Check interrupt route from physical CPUBibo Mao1-6/+18
2025-07-06LoongArch: KVM: Fix interrupt route update with EIOINTCBibo Mao1-7/+6
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-02 18:02:57 +0000