summaryrefslogtreecommitdiff
path: root/drivers/clk/rockchip
AgeCommit message (Expand)AuthorFilesLines
2025-03-02clk: rockchip: Add clock controller for the RK3562Finley Xiao5-0/+1578
2025-02-27clk: rockchip: rk3528: Add reset lookup tableJonas Karlman4-1/+310
2025-02-26clk: rockchip: Add clock controller driver for RK3528 SoCYao Zi4-0/+1142
2025-02-26clk: rockchip: Add PLL flag ROCKCHIP_PLL_FIXED_MODEYao Zi2-4/+8
2025-02-26clk: rockchip: rk3328: fix wrong clk_ref_usb3otg parentPeter Geis1-1/+1
2025-02-26clk: rockchip: rk3568: mark hclk_vi as criticalMichael Riesch1-0/+1
2025-02-26clk: rockchip: rk3188: use PCLK_CIF0/1 clock IDs on RK3066Val Packett1-2/+2
2025-01-09clk: rockchip: rk3588: make refclko25m_ethX criticalHeiko Stuebner1-2/+2
2025-01-09clk: rockchip: rk3588: drop RK3588_LINKED_CLKSebastian Reichel1-15/+12
2025-01-09clk: rockchip: implement linked gate clock supportSebastian Reichel5-21/+165
2025-01-09clk: rockchip: expose rockchip_clk_set_lookupSebastian Reichel2-10/+16
2025-01-09clk: rockchip: rk3588: register GATE_LINK laterSebastian Reichel1-8/+58
2025-01-09clk: rockchip: support clocks registered lateSebastian Reichel2-4/+35
2024-10-09clk: rockchip: fix finding of maximum clock IDYao Zi1-1/+1
2024-09-09clk: rockchip: remove unused mclk_pdm0_p/pdm0_p definitionsArnd Bergmann1-2/+0
2024-08-30clk: rockchip: fix error for unknown clocksSebastian Reichel1-1/+2
2024-08-30clk: rockchip: rk3588: drop unused codeSebastian Reichel1-40/+0
2024-08-29clk: rockchip: Add clock controller for the RK3576Elaine Zhang5-0/+2532
2024-08-29clk: rockchip: Add new pll type pll_rk3588_ddrElaine Zhang2-1/+6
2024-08-29clk: rockchip: rk3588: Fix 32k clock name for pmu_24m_32k_100m_src_pAlexander Shiyan1-1/+1
2024-08-28clk: rockchip: rk3399: Drop CLK_NR_CLKS CLKPMU_NR_CLKS usageJohan Jonker1-2/+8
2024-08-28clk: rockchip: rk3368: Drop CLK_NR_CLKS usageJohan Jonker1-1/+4
2024-08-28clk: rockchip: rk3328: Drop CLK_NR_CLKS usageJohan Jonker1-1/+4
2024-08-28clk: rockchip: rk3308: Drop CLK_NR_CLKS usageJohan Jonker1-1/+4
2024-08-28clk: rockchip: rk3288: Drop CLK_NR_CLKS usageJohan Jonker1-1/+4
2024-08-28clk: rockchip: rk3228: Drop CLK_NR_CLKS usageJohan Jonker1-1/+4
2024-08-28clk: rockchip: rk3036: Drop CLK_NR_CLKS usageJohan Jonker1-1/+4
2024-08-28clk: rockchip: px30: Drop CLK_NR_CLKS CLKPMU_NR_CLKS usageJohan Jonker1-2/+8
2024-07-29clk: rockchip: Set parent rate for DCLK_VOP clock on RK3228Jonas Karlman1-1/+1
2024-06-27clk: rockchip: rk3188: Drop CLK_NR_CLKS usageJohan Jonker1-4/+14
2024-06-23clk: rockchip: Switch to use kmemdup_array()Andy Shevchenko2-7/+6
2024-06-23clk: rockchip: rk3128: Add HCLK_SFCAlex Bee1-0/+1
2024-06-08clk: rockchip: rk3128: Drop CLK_NR_CLKS usageAlex Bee1-4/+16
2024-05-28clk: rockchip: rk3128: Add hclk_vio_h2p to critical clocksAlex Bee1-0/+1
2024-05-28clk: rockchip: rk3128: Export PCLK_MIPIPHYAlex Bee1-1/+1
2024-05-04clk: rockchip: rk3568: Add PLL rate for 724 MHzLucas Stach1-0/+1
2024-05-04clk: rockchip: Remove an unused field in struct rockchip_mmc_clockChristophe JAILLET1-1/+0
2024-04-10clk: rockchip: rk3588: Add reset line for HDMI ReceiverShreeya Patel1-0/+1
2024-04-10clk: rockchip: rk3568: Add missing USB480M_PHY muxDavid Jander1-0/+4
2024-02-27clk: rockchip: rk3399: Allow to set rate of clk_i2s0_frac's parentOndrej Jirman1-3/+3
2024-02-27clk: rockchip: rk3588: use linked clock ID for GATE_LINKSebastian Reichel1-23/+23
2024-02-27clk: rockchip: rk3588: fix indentSebastian Reichel1-1/+1
2024-02-27clk: rockchip: rk3588: fix pclk_vo0grf and pclk_vo1grfSebastian Reichel1-6/+4
2024-02-27Merge branch 'v6.9-shared/clkids' into v6.9-clk/nextHeiko Stuebner3-1/+23
2024-02-27clk: rockchip: rk3588: fix CLK_NR_CLKS usageSebastian Reichel3-1/+23
2024-01-25clk: rockchip: rk3568: Add PLL rate for 128MHzChris Morgan1-0/+1
2024-01-12Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-0/+3
2023-12-05clk: rockchip: rk3568: Mark pclk_usb as criticalChris Morgan1-0/+1
2023-12-05clk: rockchip: rk3568: Add PLL rate for 126.4MHzChris Morgan1-0/+1
2023-11-28clk: rockchip: rk3128: Fix SCLK_SDMMC's clock nameAlex Bee1-1/+1