summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_selftest.h
AgeCommit message (Expand)AuthorFilesLines
2022-10-26drm/i915/guc: Delay disabling guc_id scheduling for better hysteresisMatthew Brost1-0/+2
2022-08-20Revert "drm/i915/guc: Add delay to disable scheduling after pin count goes to...Matthew Auld1-2/+0
2022-08-18drm/i915/guc: Add delay to disable scheduling after pin count goes to zeroMatthew Brost1-0/+2
2021-03-24drm/i915: Pin timeline map after first timeline pin, v4.Maarten Lankhorst1-0/+2
2020-05-04drm/i915/gem: Implement legacy MI_STORE_DATA_IMMChris Wilson1-0/+2
2019-11-11drm/i915/selftests: Perform some basic cycle counting of MI opsChris Wilson1-0/+4
2019-07-30drm/i915: make i915_selftest.h self-containedLucas De Marchi1-0/+2
2019-07-12drm/i915/gt: Use intel_gt as the primary object for handling resetsChris Wilson1-0/+9
2019-07-03drm/i915/selftests: Common live setup/teardownChris Wilson1-1/+17
2019-01-29drm/i915/selftests: Apply a subtest filterChris Wilson1-0/+1
2018-07-16drm/i915/selftests: Downgrade igt_timeout messageChris Wilson1-1/+1
2017-11-10drm/i915/selftests: Reduce the volume of the timeout messageChris Wilson1-1/+1
2017-08-18drm/i915: Don't use MI_STORE_DWORD_IMM on Sandybridge/vcsChris Wilson1-2/+0
2017-02-13drm/i915: Use fault-injection to force the shrinker to run in live GTT testsChris Wilson1-0/+2
2017-02-13drm/i915: Test coherency of and barriers between cache domainsChris Wilson1-0/+2
2017-02-13drm/i915: Provide a hook for selftestsChris Wilson1-0/+102
generated by cgit v1.2.3 (git 2.25.1) at 2025-09-17 16:42:33 +0000