summaryrefslogtreecommitdiff
path: root/drivers/net/dsa/mv88e6xxx/serdes.h
AgeCommit message (Expand)AuthorFilesLines
2023-12-15net: dsa: mv88e6xxx: Fix mv88e6352_serdes_get_stats error pathTobias Waldekranz1-4/+4
2023-07-14net: dsa: mv88e6xxx: cleanup after phylink_pcs conversionRussell King (Oracle)1-45/+0
2023-07-14net: dsa: mv88e6xxx: convert 88e639x to phylink_pcsRussell King (Oracle)1-25/+6
2023-07-14net: dsa: mv88e6xxx: convert 88e6352 to phylink_pcsRussell King1-17/+1
2023-07-14net: dsa: mv88e6xxx: convert 88e6185 to phylink_pcsRussell King (Oracle)1-9/+2
2023-07-14net: dsa: mv88e6xxx: export mv88e6xxx_pcs_decode_state()Russell King (Oracle)1-0/+5
2023-06-07net: dsa: mv88e6xxx: implement USXGMII mode for mv88e6393xMichal Smulski1-0/+4
2022-02-11dsa: mv88e6xxx: make serdes SGMII/Fiber tx amplitude configurableHolger Brunck1-0/+5
2021-12-01net: dsa: mv88e6xxx: Fix inband AN for 2500base-x on 88E6393X familyMarek Behún1-0/+1
2021-12-01net: dsa: mv88e6xxx: Save power by disabling SerDes trasmitter and receiverMarek Behún1-0/+3
2021-03-17net: dsa: mv88e6xxx: add support for mv88e6393x familyPavana Sharma1-0/+34
2021-03-17net: dsa: mv88e6xxx: change serdes lane parameter type from u8 type to intPavana Sharma1-32/+32
2020-11-25net: dsa: mv88e6xxx: Add serdes interrupt support for MV88E6097Chris Packham1-0/+4
2020-11-25net: dsa: mv88e6xxx: Support serdes ports on MV88E6097/6095/6185Chris Packham1-0/+5
2020-05-01net: dsa: mv88e6xxx: 88e6390 10G serdes supportRussell King1-0/+1
2020-05-01net: dsa: mv88e6xxx: use generic clause 45 definitionsRussell King1-5/+1
2020-03-15net: dsa: mv88e6xxx: fix Serdes link changesRussell King1-0/+1
2020-03-15net: dsa: mv88e6xxx: extend phylink to Serdes PHYsRussell King1-0/+24
2020-03-15net: dsa: mv88e6xxx: use BMCR definitions for serdes control registerRussell King1-8/+1
2020-02-16net: dsa: mv88e6xxx: Add 6390 family PCS registers to ethtool -dAndrew Lunn1-0/+2
2020-02-16net: dsa: mv88e6xxx: Add 6352 family PCS registers to ethtool -dAndrew Lunn1-0/+3
2019-12-27mv88e6xxx: Add serdes Rx statisticsNikita Yushchenko1-0/+9
2019-09-01net: dsa: mv88e6xxx: centralize SERDES IRQ handlingVivien Didelot1-4/+0
2019-09-01net: dsa: mv88e6xxx: introduce .serdes_irq_statusVivien Didelot1-0/+13
2019-09-01net: dsa: mv88e6xxx: introduce .serdes_irq_enableVivien Didelot1-4/+22
2019-09-01net: dsa: mv88e6xxx: pass lane to .serdes_powerVivien Didelot1-2/+22
2019-09-01net: dsa: mv88e6xxx: implement mv88e6352_serdes_get_laneVivien Didelot1-0/+1
2019-09-01net: dsa: mv88e6xxx: simplify .serdes_get_laneVivien Didelot1-16/+13
2019-09-01net: dsa: mv88e6xxx: introduce .serdes_irq_mappingVivien Didelot1-0/+12
2019-08-27net: dsa: mv88e6xxx: simplify SERDES code for Topaz and PeridotMarek Behún1-5/+2
2019-08-27net: dsa: mv88e6xxx: create serdes_get_lane chip operationMarek Behún1-3/+17
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner1-5/+1
2019-03-04net: dsa: mv88e6xxx: support in-band signalling on SGMII ports with external ...Heiner Kallweit1-0/+8
2018-11-11net: dsa: mv88e6xxx: Add support for SERDES on ports 2-8 for 6390XAndrew Lunn1-0/+2
2018-09-02net: dsa: mv88e6xxx: Add SERDES phydev_link_change for 6352Andrew Lunn1-0/+16
2018-08-09net: dsa: mv88e6xxx: Re-setup interrupts on CMODE change.Andrew Lunn1-0/+6
2018-08-09net: dsa: mv88e6xxx: Add SERDES phydev_mac_change up for 6390Andrew Lunn1-0/+16
2018-08-09net: dsa: mv88e6xxx: Add serdes register read/write helperAndrew Lunn1-1/+0
2018-08-09net: dsa: mv88e6xxx: 6390 vs 6390X SERDES supportAndrew Lunn1-0/+1
2018-05-10net: dsa: mv88e6xxx: 88E6141/6341 SERDES supportMarek Behún1-0/+3
2018-03-29net: dsa: mv88e6xxx: Keep ATU/VTU violation statisticsAndrew Lunn1-4/+4
2018-03-04net: dsa: mv88e6xxx: Get mv88e6352 SERDES statisticsAndrew Lunn1-1/+5
2017-06-04net: dsa: mv88e6xxx: rename chip headerVivien Didelot1-1/+1
2017-05-26net: dsa: mv88e6xxx: mv88e6390X SERDES supportAndrew Lunn1-0/+24
2017-05-26net: dsa: mv88e6xxx: Refactor mv88e6352 SERDES code into an opAndrew Lunn1-0/+24
generated by cgit v1.2.3 (git 2.25.1) at 2025-09-02 17:54:40 +0000