summaryrefslogtreecommitdiff
path: root/drivers/pinctrl/intel
AgeCommit message (Expand)AuthorFilesLines
2018-08-06pinctrl: intel: Read back TX buffer stateAndy Shevchenko1-1/+6
2018-04-29Revert "pinctrl: intel: Initialize GPIO properly when used through irqchip"Greg Kroah-Hartman1-15/+8
2018-04-13pinctrl: baytrail: Enable glitch filter for GPIOs used as interruptsHans de Goede1-0/+6
2018-02-17pinctrl: intel: Initialize GPIO properly when used through irqchipMika Westerberg1-8/+15
2017-12-29pinctrl: cherryview: Mask all interrupts on Intel_Strago based systemsMika Westerberg1-0/+16
2017-11-15pinctrl: baytrail: Fix debugfs offset outputAlexander Stein1-1/+1
2017-08-16pinctrl: intel: merrifield: Correct UART pin listsAndy Shevchenko1-3/+3
2017-07-12pinctrl: cherryview: Add terminate entry for dmi_system_id tablesWei Yongjun1-1/+2
2017-07-12pinctrl: cherryview: Add a quirk to make Acer Chromebook keyboard work againMika Westerberg1-2/+24
2017-07-05pinctrl: intel: Set pin direction properlyAndy Shevchenko1-11/+19
2017-06-17pinctrl: baytrail: Rectify debounce support (part 2)Andy Shevchenko1-4/+8
2017-02-09pinctrl: intel: merrifield: Add missed check in mrfld_config_set()Andy Shevchenko1-0/+3
2017-02-09pinctrl: baytrail: Debounce register is one per communityAndy Shevchenko1-3/+10
2017-02-09pinctrl: baytrail: Add missing spinlock usage in byt_gpio_irq_handlerAlexander Stein1-0/+2
2017-02-01pinctrl: baytrail: Rectify debounce supportAndy Shevchenko1-11/+17
2017-02-01pinctrl: broxton: Use correct PADCFGLOCK offsetMika Westerberg1-1/+1
2016-11-04pinctrl: cherryview: Prevent possible interrupt storm on resumeMika Westerberg1-3/+4
2016-11-04pinctrl: cherryview: Serialize register access in suspend/resumeMika Westerberg1-0/+10
2016-10-18pinctrl: intel: Only restore pins that are used by the driverMika Westerberg1-2/+23
2016-10-18pinctrl: baytrail: Fix lockdepVille Syrjälä1-1/+2
2016-09-23Merge branch 'fixes' into develLinus Walleij1-1/+1
2016-09-23pinctrl: intel: Configure GPIO chip IRQ as wakeup interruptsNilesh Bacchewar1-28/+5
2016-09-23pinctrl: cherryview: Convert to use devm_gpiochip_add_data()Mika Westerberg1-18/+3
2016-09-23pinctrl: cherryview: Do not add all southwest and north GPIOs to IRQ domainMika Westerberg1-1/+33
2016-09-12pinctrl: intel: merrifield: fix dup size in probeVincent Stehlé1-1/+1
2016-08-22pinctrl: cherryview: Do not mask all interrupts in probeMika Westerberg1-3/+2
2016-08-10pinctrl: intel: merrifield: Add missed headerAndy Shevchenko1-0/+1
2016-07-28Merge tag 'pinctrl-v4.8-1' of git://git.kernel.org/pub/scm/linux/kernel/git/l...Linus Torvalds7-92/+1106
2016-07-11pinctrl: intel: Protect set wake flow by spin lockAndy Shevchenko1-0/+5
2016-06-29pinctrl: intel: Add Intel Merrifield pin controller supportAndy Shevchenko3-0/+923
2016-06-23pinctrl: baytrail: Fix mingled clock pinsCristina Ciocan1-3/+3
2016-06-18pinctrl: intel: Prevent force threading of the interrupt handlerMika Westerberg1-1/+2
2016-06-18pinctrl: intel: Use raw_spinlock for lockingMika Westerberg1-22/+22
2016-06-15pinctrl/broxton: enable platform device in the absence of ACPI enumerationTan Jui Nee1-12/+31
2016-06-15pinctrl: cherryview: add handlers for pin_config_group_get/setDan O'Donovan1-0/+42
2016-06-15pinctrl: cherryview: add option to set open-drain pin configDan O'Donovan1-0/+33
2016-06-15pinctrl: cherryview: prevent concurrent access to GPIO controllersDan O'Donovan1-36/+44
2016-06-13pinctrl: baytrail: make it explicitly non-modularPaul Gortmaker1-21/+4
2016-05-26drivers/pinctrl/intel/pinctrl-baytrail.c: fix build with gcc-4.4Andrew Morton1-3/+7
2016-05-19Merge tag 'pinctrl-v4.7-1' of git://git.kernel.org/pub/scm/linux/kernel/git/l...Linus Torvalds4-259/+1453
2016-04-30pinctrl: baytrail: fix some error handling in debugfsDan Carpenter1-0/+3
2016-04-21pinctrl: intel: Use devm_pinctrl_register() for pinctrl registrationLaxman Dewangan1-5/+3
2016-04-21pinctrl: cherryview: Use devm_pinctrl_register() for pinctrl registrationLaxman Dewangan1-5/+3
2016-04-04pinctrl: baytrail: Add debounce configurationCristina Ciocan1-2/+81
2016-04-04pinctrl: baytrail: Register pin control handlingCristina Ciocan1-226/+221
2016-04-04pinctrl: baytrail: Update irq chip operationsCristina Ciocan1-46/+51
2016-04-04pinctrl: baytrail: Update gpio chip operationsCristina Ciocan1-29/+68
2016-04-04pinctrl: baytrail: Add pin control operationsCristina Ciocan2-35/+528
2016-04-04pinctrl: baytrail: Add pin control data structuresCristina Ciocan1-22/+606
2016-03-30pinctrl: intel: implement gpio_irq_enableQi Zheng1-0/+30
generated by cgit v1.2.3 (git 2.25.1) at 2025-12-27 05:33:00 +0000