summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_dp_mst.c
AgeCommit message (Expand)AuthorFilesLines
2024-10-16drm/i915/dp_mst: Don't require DSC hblank quirk for a non-DSC compatible modeImre Deak1-0/+3
2024-10-16drm/i915/dp_mst: Handle error during DSC BW overhead/slice calculationImre Deak1-10/+27
2024-08-26drm/i915/dp_mst: Fix MST state after a sink resetImre Deak1-0/+40
2024-08-06drm/i915: Replace BPP_X16_FMT()/ARGS() with FXP_Q4_FMT()/ARGS()Imre Deak1-2/+2
2024-08-06drm/i915: Replace to_bpp_int_roundup() with fxp_q4_to_int_roundup()Imre Deak1-1/+1
2024-08-06drm/i915: Replace to_bpp_int() with fxp_q4_to_int()Imre Deak1-3/+3
2024-08-06drm/i915: Replace to_bpp_x16() with fxp_q4_from_int()Imre Deak1-7/+7
2024-07-31drm/i915/dp_mst: Ensure link parameters are up-to-date for a disabled linkImre Deak1-0/+31
2024-07-31drm/i915/dp_mst: Reprobe the MST topology after a link parameter changeImre Deak1-1/+31
2024-07-31drm/i915/dp_mst: Queue modeset-retry after a failed payload BW allocationImre Deak1-4/+7
2024-06-19Merge drm/drm-next into drm-intel-nextJani Nikula1-1/+1
2024-06-14drm/i915: Reuse intel_dp_supports_dsc() for MSTVille Syrjälä1-14/+2
2024-06-14drm/i915: Handle MST in intel_dp_has_dsc()Ville Syrjälä1-2/+1
2024-06-13drm/i915/dp_mst: Reset intel_dp->link_trained during disablingImre Deak1-0/+3
2024-06-13drm/i915/dp_mst: Align TUs to avoid splitting symbols across MTPsImre Deak1-4/+23
2024-06-13drm/i915/dp_mst: Fix DSC input BPP computationImre Deak1-0/+2
2024-06-12drm/i915: Rename all bigjoiner to joinerStanislav Lisovskiy1-14/+14
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_DDI_FUNC_CTLJani Nikula1-2/+3
2024-05-21drm/mst: Fix NULL pointer dereference at drm_dp_add_payload_part2Wayne Lin1-1/+1
2024-04-19drm/i915/dpio: s/ddi/dpio/ for bxt/glk PHY stuffVille Syrjälä1-1/+1
2024-04-19drm/i915/dp_mst: Enable HBLANK expansion quirk for UHBR ratesImre Deak1-4/+18
2024-04-19drm/i915/dp_mst: Make HBLANK expansion quirk work for logical portsImre Deak1-6/+16
2024-04-19drm/i915/dp_mst: Sanitize calculating the DSC DPT bpp limitImre Deak1-39/+39
2024-04-19drm/i915/dp_mst: Account with the DSC DPT bpp limit on MTLImre Deak1-1/+1
2024-04-19drm/i915/dp_mst: Account for channel coding efficiency in the DSC DPT bpp limitImre Deak1-2/+21
2024-04-19drm/i915/dp_mst: Fix BW limit check when calculating DSC DPT bppImre Deak1-1/+1
2024-04-19drm/i915/dp_mst: Fix symbol clock when calculating the DSC DPT bpp limitImre Deak1-2/+1
2024-04-12drm/i915: Allow bigjoiner for MSTVidya Srinivas1-13/+15
2024-04-12drm/i915/mst: Add bigjoiner handling to MST modeset sequenceVille Syrjälä1-7/+27
2024-04-10drm/i915/adlp: Add DP MST DPT/DPTP alignment WA (Wa_14014143976)Imre Deak1-0/+3
2024-04-10drm/i915/adlp: Add MST short HBlank WA (Wa_14014143976)Imre Deak1-0/+8
2024-04-10drm/i915/adlp: Add MST FEC BS jitter WA (Wa_14013163432)Imre Deak1-0/+24
2024-04-09drm/i915: Pass connector to intel_dp_need_bigjoiner()Ville Syrjälä1-2/+3
2024-04-09drm/i915/mst: Check intel_dp_joiner_needs_dsc()Ville Syrjälä1-4/+6
2024-04-09drm/i915: Extract intel_dp_joiner_needs_dsc()Ville Syrjälä1-5/+1
2024-04-09drm/i915: move max_dotclk_freq to display substructJani Nikula1-1/+1
2024-04-03drm/i915/mst: Limit MST+DSC to TGL+Ville Syrjälä1-1/+1
2024-04-03drm/i915: Shuffle DP .mode_valid() checksVille Syrjälä1-11/+10
2024-04-03drm/i915: Remove DRM_MODE_FLAG_DBLSCAN checks from .mode_valid() hooksVille Syrjälä1-5/+0
2024-03-05drm/i915/dp: Fix connector DSC HW state readoutImre Deak1-0/+1
2024-02-27drm/i915/dp: Compute DP tunnel BW during encoder state computationImre Deak1-1/+12
2024-02-27drm/i915/dp: Add intel_dp_max_link_data_rate()Imre Deak1-1/+2
2024-02-27drm/i915/dp: Use drm_dp_max_dprx_data_rate()Imre Deak1-1/+1
2024-02-27drm/i915/dp: Add support to notify MST connectors to retry modesetsImre Deak1-0/+2
2024-02-13drm/i915: Prevent HW access during init from connector get_modes hooksImre Deak1-0/+4
2024-01-08drm/i915: Disable hotplug detection handlers during driver init/shutdownImre Deak1-0/+4
2023-12-13drm/i915: Simplify intel_ddi_compute_min_voltage_level()Ville Syrjälä1-1/+1
2023-11-29drm/i915: Clean up some DISPLAY_VER checksVille Syrjälä1-1/+1
2023-11-29drm/i915/mst: Reject modes that require the bigjoinerVille Syrjälä1-0/+4
2023-11-29drm/i915/mst: Fix .mode_valid_ctx() return valuesVille Syrjälä1-4/+8
generated by cgit v1.2.3 (git 2.25.1) at 2025-05-12 21:55:59 +0000